We have recently developed a simplified model and a set of simple formulas for inductive voltage adder design. This model reveals the relationship of output waveform parameters and hardware designs. A computer simulation has demonstrated that parameter estimation based on this approach is accurate as compared to an actual circuit. This approach can be used in early stages of project development to assist feasibility study, geometry selection in engineering design, and parameter selection of critical components. In this paper, we give the deduction of a simplified model. Among the estimation formulas we present are those for pulse rise time, system impedance, and number of stages. Examples are used to illustrate the advantage of this approach. This approach is also applicable to induction LINAC design.
INTRODUCTION
In our earlier papers [1] and [2] , we presented an inductive voltage adder (IVA) transmission network model based on circuit element simplification approach and a set of estimation formulas derived from the model. It was the first step to reveal IVA mechanism. They are intended for industrial applications.
We introduce here an expanded model and a more formal approach of IVA analysis.
SIMPLIFICATION
A single cell circuit model of inductive voltage adder was given in [3] and [4] . However, this single cell model is unsymmetrical. We change this model to a symmetrical one as in Figure 1 . Where, SW is the main switch, C S is the capacitance of energy storage capacitor, R is the parallel resistor, L K is core leakage inductance, L P is primary core inductance, and L 1 and C 1 are the distributed inductance and capacitance of stalk per stack section length. 
NETWORK ANALYSIS AND DESIGN FORMULAS
The multi-stack inductive voltage adder model derived from single cell model is a ladder network of multiple "step input" sources. Since the ideal step voltage source shall have zero impedance, the network transmission impedance of inductive voltage adder is then given by
This result shows that the circuit output impedance is larger than the stalk impedance due to the contribution of the leakage inductance. In order to minimize pulse reflections, the output cable and load shall match to the circuit output impedance Z rather then the stalk impedance.
The transmission delay time per stack cell is simply the propagation time of each transmission line section. It is given by
Each stack cell has a natural resonant frequency of 
Where V load denotes output voltage across load ZR and N is number of stacks. Its response voltage or current rise time, T R , of single-ended matched IVA can be expressed as
Similarly, the load voltage of either end, V Dload , of double-ended matched IVA can be expressed as
Where, V Dload is positive for ZR and negative for ZL. The load voltage or current rise time, T DR , of a doubleended matched IVA can be expressed as
Here C 1 and L 1 are stalk capacitance and inductance, and L K is leakage inductance. They serve as transmission line elements during pulse propagation.
It is interesting to note distinctive differences of inductive-voltage-adder (IVA) and pulse-formingnetwork (PFN).
• The output voltage of IVA is linearly dependent of number of stack cells, but output voltage of PFN is independent of number of cells.
• The pulse rise time of IVA is linearly dependent of number of stack cells, but pulse rise time of PFN is independent of number of cells.
• The pulse length of IVA is independent of number of stack cells, but PFN pulse length is dependent of number of cells.
APPLICATION EXAMPLES
To demonstrate design application, we show a few simulation examples. Simulation parameters are from an actual circuit given in [3] . All switches are assumed to be ideal and identical. From the above parameters, we can calculate the load impedance as
Here, the calculated load impedance is about twice of the stalk impedance.
Assuming a single-ended 30 stack IVA where ZL is a short, the voltage pulse rise time across ZR can be estimated by using equation (5) . 
The simulation result is in Figure 5 . A comparison of matched and mismatched impedance cases are shown in Figure 6 , which illustrate effects on pulse waveforms. Table  2 are calculated using equations given in the previous section. Simulation results and estimated parameters are well agreed. 
